B.Tech(CSE) Syllabi - Andhra University
(CSE) 2nd YEAR I-SEMESTER SCHEME OF INSTRUCTION AND
EXAMINATION With effect from 2006-07 admitted batch. Sub. Ref. No. Name of
the ..... Transistor Biasing, stabilization, Different methods of transistor biasing ?
Fixed bias, Collector feedback bias ? self bias ? Bias compensation. VI. Field
Effect Transistors:.
Part of the document
ANDHRA UNIVERSITY
COLLEGE OF ENGINEERING - AUTONOMOUS
VISAKHAPATNAM
COMPUTER SCIENCE & SYSTEMS ENGINEERING. (With effect from 2006-07 admitted batch onwards)
II/IV B.TECH.(CSE) I - SEMESTER |B.TECH. (CSE) 2nd YEAR I-SEMESTER SCHEME OF INSTRUCTION AND EXAMINATION |
|With effect from 2006-07 admitted batch |
|Sub. |Name of the Subject |Periods |Maximum Marks |Credit|
|Ref. | | | |s |
|No. | | | | |
| | |
II/IV B.TECH.(CSE) II - SEMESTER |B.TECH. (CSE) 2nd YEAR II-SEMESTER SCHEME OF INSTRUCTION AND EXAMINATION |
|With effect from 2006-07 admitted batch |
|Sub. |Name of the Subject |Periods |Maximum Marks |Credit|
|Ref. | | | |s |
|No. | | | | |
| | |
III/IV B.TECH.(CSE) I - SEMESTER
|B.TECH. (CSE) 3rd YEAR I-SEMESTER SCHEME OF INSTRUCTION AND EXAMINATION With|
|effect from 2006-07 admitted batch |
|Sub. |Name of the Subject |Periods |Maximum Marks |Credit|
|Ref. | | | |s |
|No. | | | | |
| | |
ELECTIVE-I :
[1]. COMPUTER GRAPHICS, [2]. DIGITAL SIGNAL PROCESSING ,
[3]. FAULT TOLERANT COMPUPTING, [4]. COMBINATORICS &
GRAPHIC THEORY. III/IV B.TECH.(CSE) II - SEMESTER
|B.TECH. (CSE) 3rd YEAR II-SEMESTER SCHEME OF INSTRUCTION AND EXAMINATION |
|With effect from 2006-07 admitted batch |
|Sub. |Name of the Subject |Periods |Maximum Marks |Credit|
|Ref. | | | |s |
|No. | | | | |
| | |
ELECTIVE - II
[1]. PRINCIPLES OF PROGRAMMING LANGUAGE, [2]. BIO-
INFORMATICS . [3]. IMAGE PROCESSING. [4]. VHDL
[5] WEB TECHNOLOGIES IV/IV B.TECH.(CSE) I - SEMESTER |B.TECH. (CSE) 4th YEAR I-SEMESTER SCHEME OF INSTRUCTION AND EXAMINATION With|
|effect from 2006-07 admitted batch |
|Sub. |Name of the Subject |Periods |Maximum Marks |Credit|
|Ref. | | | |s |
|No. | | | | |
| | |
ELECTIVE-III :
[1]. EMBEDDED SYSTEMS, [2]. NEURAL NETWORKS & FUZZY LOGIC,
[3]. RANDOM PROCESSES IN ENGINEERING.
IV/IV B.TECH.(CSE) II - SEMESTER |B.TECH. (CSE) 4th YEAR II-SEMESTER SCHEME OF INSTRUCTION AND EXAMINATION |
|With effect from 2006-07 admitted batch |
|Sub. |Name of the Subject |Periods |Maximum Marks |Credit|
|Ref. | | | |s |
|No. | | | | |
| | | II/IV B.TECH.(CSE) I - SEMESTER CSE 2.1.1 ELECTRONICS - I Credits:4
Instruction: 3 Periods & 1 Tut /week Sessional Marks: 30
Univ. Exam : 3 Hours Univ-Exam-Marks:70
I. Semiconductors :
Electronic Emission from metal carrier concentration in
an intrinsic
Semiconductors open circuited PN junction - diffusion.
II. PN Junction Diode :
PN Junction Diode, VI Characteristics of PN Junction Diode,
capacitate effects in
PN Junction Diode, Quantitative theory of PN Junction Diode.
III. Special Devices:
Principles, Working of zero diode, Tunnel diode, Varactor diode,
Schottky diode, SCR and UJT.
IV. Transistors:
The bipolar junction Transistor - Operation of PNP and NPN
Transistors - Transistor Circuit configurations- characteristics
of a CE configurations - h parameter, low frequency small signal
equivalent circuit of a Transistor.
V. Transistor Biasing and thermal stabilization:
Transistor Biasing, stabilization, Different methods of transistor
biasing - Fixed bias, Collector feedback bias - self bias - Bias
compensation.
VI. Field Effect Transistors:
Junction Field Effect Transistors (JFET) - JFET characteristics, JFET
Parameters, Small equivalent circuit - MOSFETS - Depletion and
Enhancement MOSFETS.
VII. Rectifying circuits:
Half wave and full wave rectifiers - Bridge rectifiers - rectifier
efficiency, Ripple and
regulation - Shunt capacitor filter - Zener regulation.
VIII. Transistor Amplifiers:
CE, CB, CC amplifier configurations - Analysis using h- parameters -
Multistage amplifier - RC coupled amplifier - frequency response
curve and bandwidth.
TEXT BOOK:
Electronic Device and Circuits by Sanjeev Gupth.
REFERENCE:
Integrated Electronics by Millman & Halkias.
CSE 2.1.2 ELEMENTS OF ELECTRICAL ENGINEERING Credits:4
Instruction: 3 Periods & 1 Tut / week Sessional Marks: 30
Univ. Exam : 3 Hours Univ-Exam-Marks:70 Magnetic circuits: Definitions of magnetic circuit, Reluctance, Magneto-
motive force), magnetic flux, Simple problems on magnetic circuits,
Hysterisis loss. Electromagnetic Induction : Faraday's laws of Electromagnetic
Induction, Induced E.M.F., Dynamically induced E.M.F., Statistically
induced EMF, Self Inductance, Mutual Inductance.
D.C. Generators: D.C.Generator principle, construction of D.C.
generator, E.M.F equation of D.C. generator, Types of D.C. generator,
Efficiency, Characteristics of D.C. generator, Efficiency, Applications of
D.C. generator
D.C. Motors: D.C. Motor principle, working of D.C.Motors.
significance of back E.M.F., Torque equation of D.C. Motors, Types of
D.C. Motors, Characteristics of D.C. Motors, Speed control methods of D.C.
Motors, Applications of D.C. Motor. Testing of D.C. Machines : Losses and
Efficiency, Direct load test and Swinburne's test.
A.C. Circuits: Introduction to Steady State Analysis of A.C.
Circuits, Single and
Balanced 3 Phase Circuits.
Transformers: Transformer principle, EMF equation of transformer,
Transformer on load, Equivalent circuit of Transformer, Voltage regulation
of Transformer, Losses in a Transformer, Calculation of Efficiency and
Regulation by Open circuit and Short circuit Tests.
Three phase Inductance Motor: Induction Motor working principle.
Construction of 3
Phase induction Motor, Principle of operation. Types of 3 phase
induction Motor., Torque Equation of Induction Motor., slip - Torque
characteristics., Starting Torque, Torque under running condition., Maximum
Torque Equation., Power stages of Induction Motor., Efficiency Calculation
of Induction Motor by direct loading.
Alternator: Alternator working principle, EMF equation of
Alternator, Voltage
Regulation by Sync. Impedance method.
Synchronous Motor: Synchronous Motor principle of Operation, Construction.,
Methods of starting of synchronous motor
Text Book:
"Elements of Electrical Engineering and Electronics" by V.K.Mehta, S.
Chand & Co
Reference Book:
"A First Course in Electrical Engineering" by Kothari.
CSE 2.1.3 DATA STRUCTURES Credits:4
Instruction: 3 Periods & 1 Tut/week Sessional Marks: 30
Univ. Exam : 3 Hours Univ-Exam-Marks:70 Introduction to Data Structures: Information and Meaning -
Representation of Multi- Dimensional Arrays _ Review of C Programming.
The Stack: Primitive operations - As an Abstract Data Type -
Implementing the Stack operations in C.
Infix, Postfix and Prefix: Definitions, Evaluation and Conversions using
C.
Recursion: Recursive Definition and Processes, Recursion in C and Recursive
Implementation of Applications. Simulation of Recursion - Efficiency of
Recursion.
Queues and Lists: The Queue as Abstract Data Type - Sequential
Representation _Types of
Queues - Operations - Implementation in C.
Linked List: Operations - Implementation of Stacks, Queues and priority
Queues in C. Circular Lists: Insertion, Deletion and Concatenation
Operations _ Stacks and Queues as Circular Lists _ Doubly Linked Lists
_Applications.
Trees: Binary Trees Operations and Applications.
Binary Tree Representation: Node Representation - Implicit array
Representation - Choice of Representation - Binary Tree Traversal -
Threaded Binary Trees and their Traversal - Trees and their Applications
Sorting: General Background: Efficiency - The big 0 Notation - Efficiency
of Sorting. Bubble Sort and Quick Sort and their Efficiency - Selection
Sorting - Binary Tree Sort - Heap Sort - Insertion Sorts - Shell Sort -
Address calculation Sort - Merge and Radix Sorts.
Searchin